![]() | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Combining Logic GatesChapter OverviewEarlier you memorized the symbol, truth table, and Boolean expression for each logic gate. These gates are the building blocks for more complicated digital devices. In this chapter you will use your knowledge of gate symbols, truth tables, and Boolean expressions to solve real-world problems in electronics. You will be connecting gates to form what engineers refer to as combinational logic circuits. By definition, combinational logic is an interconnection of logic gates to generate a specified logic function where the inputs result in an immediate output; hav¬ing no memory or storage capabilities. This is also sometimes called combinatorial logic. Digital circuits that have a memory or storage capability are called sequential logic circuits and will be studied later. You will be combining gates (ANDs, ORs) and inverters to solve logic problems that do not require memory. The “tools of the trade” for solving combinational logic problems are: truth tables, Boolean expres¬sions, and logic symbols. Do you know your truth tables, Boolean expressions, and logic symbols? An understanding of com¬bination logic is knowledge required of all who work as a technician, troubleshooter, designer, or engineer in electronics. To gain maximum experience you should try to implement your combinational logic circuits in hardware in the laboratory. Logic gates are packaged in inexpensive, easy-to-use integrated circuits (ICs). Also, your com¬binational logic circuits can be tested using circuit simulation software on your computer. Solve combinational logic problems with programming. Try programming a simple programmable logic device such as an inexpensive PAL or GAL if your lab has PLD programming equipment. Finally, solve real-world combinational logic functions by programming a microcontroller using a PC and the BASIC Stamp 2 module. This chapter will help you to:1. Draw logic diagrams from minterm and maxterm Boolean expressions. Study Outline
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||