## The Design of a **Central Processing** Unit

n this chapter, we will discuss the design of the controller for parts of a computer, called MODEL. MODEL has a word size of 32 bits. Instructions may require one or two words, depending on the addressing mode.

The format for the first word of a MODEL instruction is shown in Figure 10.1, where RN specifies the register number and AM specifies the address mode.

Figure 10.1 Instruction format for MODEL.

0 56 11 12 15 16	31
Op-Code RN AM Address	

#### **DESCRIPTION OF MODEL** 10.1

In this section, we will specify the addressing modes and the instructions for which we will show the control sequence and discuss the timing. MODEL would surely have a wider variety of instructions and more addressing modes. However, those that we specify will be adequate to demonstrate the process of design. 

#### **Memory and Register Set** 10.1.1

MODEL has a memory space of  $2^{32}$  words,\* each 32 bits wide. To access memory, the address is placed on lines AD [0:31] for one clock period. For read, a 1 is placed on line **read** at that same time, and the contents 

\*This implies a 32-bit address and a maximum memory of 2<sup>32</sup> words. Not all of the memory needs to be there for the system to work properly.

FIRST PA

of that memory location will be available on bus DATA [0:31] during that clock period. Thus, a typical memory fetch step might be AD = PC; read = 1; IR  $\leftarrow$  DATA. To store in memory, the word is connected to DATA (at the same time as the address is on AD) and a 1 is put on line write, for example AD = PC; DATA = WORK; write = 1. We will examine the modifications needed to handle a slower memory in Section 10.4. DATA is an INTERSYSTEM BUS. ADIN, read, and write could be thought of as OUTPUT LINES from MODEL or as an INTERSYS-TEM BUS. We will treat them as the latter; they are part of BUS, as shown in Figure 8.1. The register set of MODEL includes the following registers: PC[0:31] The program counter IR[0:31]<sup>§</sup> The instruction register-a place to store the first word of an instruction while it is being decoded and executed REG[0:63; 0:31]\* A set of 64 general-purpose registers WORK[0:31]<sup>§</sup> A register to hold data temporarily EA[0:31]<sup>§</sup> Register in which the effective address is computed Zero flag bit—set to 1 when the result of 7. some instructions is  $zero^{\dagger}$  (0 otherwise) Negative flag bit-set to 1 when the n result of some instructions is negative (leading bit is 1) Carry (and borrow) bit-stores the carry C out of the most significant bit of the adder Two's complement overflow bit-set to τ/ 1 if the result of an operation is out of range, assuming operands are in two's complement notation (0 otherwise) Registers indicated with a § contain no useful information between

2

3

45

6

7

8 9

1

2

3

4

5

6

7

8

0

20

1

2

3

4

5

6

7

8

9

30

1

2

3

4

5

6 7

8

9

40 1 2

3


4

5

Registers indicated with a § contain no useful information between instructions. If we expand the instruction set, we may need to add some registers.

<sup>\*</sup>REG<sup>3F</sup> will be used as the stack pointer; we will use the notation SP in the DDL, but will define it as REG<sup>3F</sup> with a NAME definition line.

<sup>&</sup>lt;sup>†</sup>When we describe the instructions in Section 10.1.2, we will specify which instructions modify which flag bits.



The stack in MODEL is stored in memory. The register SP points to 20 the next empty place on the stack. Elements are stored in descending order on the stack. Thus, if the stack pointer contains 7FFFFFFF and something is pushed onto the stack, it is stored in location 7FFFFFFF and the stack pointer is then decremented to 7FFFFFFE. Figure 10.2 shows the behavior of the stack with two items being pushed onto the stack and then one popped from the stack. Note that the SP is decremented on pushes and incremented on pops. When something is popped, it is not erased; it is copied to the Central Processing Unit (CPU) and the pointer is incremented. After the pop, the contents of 7FFFFFE are still there but will never be used by a stack instruction. A push would write over it; a 30 pop would first increment SP and take the contents of 7FFFFFF.

Internally, data is transferred by way of a 32-bit internal bus, CPUBUS. In addition, the arithmetic and logic unit has two 32-bit input buses: INA and INB. In describing the behavior of the machine, these buses are not referenced most of the time. A statement

REG/IR<sub>6:11</sub> ← WORK.

1

2

3

4

5

6

7

8

9

1

2

3

4

5 6

7

8

9 40

1 2

3 4

5

implies that WORK is connected to CPUBUS and the data on that bus is clocked into the register, that is,

CPUBUS = WORK; REG/IR<sub>6:11</sub>  $\leftarrow$  CPUBUS.

WORK  $\leftarrow$  ADD<sub>1:32</sub> [FFFFFFF; WORK; 0]

implies the constant FFFFFFFF is connected to one 32-bit input of the adder. WORK is connected to the other 32-bit input. 0 is connected to the

EXAMPLE 10.1

**C**<sub>in</sub> input, the right 32 bits of the adder output is connected to CPUBUS, 1 and the bus is clocked into WORK. In this example, the carry output of the 2 3 adder is not stored anywhere,

4

5

6 7

8

3

4

INA = FFFFFFF; INB = WORK; **c**<sub>in</sub> = 0; BUS = ADD<sub>1:32</sub> [INA; INB; **c**<sub>in</sub>]; WORK ← CPUBUS


If we wanted to store that in the **c** flip flop, we would have written

c, WORK ← ADD[FFFFFFF; WORK; 0]

Since there is no other way to move data, it is not necessary to be more specific.

Figure 10.3 shows a simplified block diagram of the bus structure. 4 5 The constants, partial register connections, and shifted WORK are not shown, (For example, WORK  $\leftarrow$  FFFF, IR<sub>16:31</sub> implies the constant 6 FFFF is connected to the left half of CPUBUS and only the right half of 7 8 IR is connected to the right half of CPUBUS.)

In addition to the three internal busses, there are two intersystem 9 busses: DATA and AD. (The bus signals read and write are not 20 shown.) Note that INA, INB, AD, **read** and **write** are really only 1 2 multiplexors, with data only going in one direction. (However, in a larger 3



system where memory is used by more than one subsystem, AD, **read**, and write may be buses.)

### 10.1.2 Addressing Modes

We will define 7 addressing modes (of the 16 possibilities with 4 bits), treating the remaining 9 as no-ops (no operation). Some of the Examples, Solved Problems, and Exercises will suggest others. In each of the following examples, we will show what happens for a load register instruction (LOD), where RN is assumed to be 5 (05). The first four modes require a one-word instruction; the others require a second word. The AM field is shown in binary, rather than hexadecimal, to simplify the discussion later.

**Register (AM = 0000)** The data comes from or is stored in the one of the 64 registers specified by  $IR_{26:31}$ .\* This mode is not valid for branch instructions, since they require a memory address.

*Example:* LOD REG<sup>5</sup>, REG<sup>14</sup>  $[IR_{26:31} = OE]$ The data in Register 14 is loaded into Register 5.

**Register indirect (AM = 0010)** The register specified by  $IR_{26:31}$  contains the address in main memory of the data or where the result is to be stored or the jump is to go.

*Example*: LOD REG<sup>5</sup>, (REG<sup>14</sup>)  $[IR_{26:31} = OE]$ where REG<sup>14</sup>: 12345678 The data in memory location 12345678 is loaded into Register 5.

**Page zero (AM = 0110)** Bits  $IR_{16:31}$  are zero-extended to produce the effective address.

*Example*: LOD REG<sup>5</sup>, z1234  $[IR_{16:31} = 1234]$ The data in memory location 00001234 is loaded into Register 5.

**Relative (AM = 0111)** Bits  $IR_{16:31}$  are sign-extended and added to the program counter (after the program counter has been incremented to point to the next instruction) to produce the effective address.

*Example*: LOD REG<sup>5</sup>, @1234 [IR<sub>16:31</sub> = 1234] If this instruction is at address 01120111, the effective address is

00001234 + 01120111 + 1 = 01121346.

The data in memory location 01121346 is loaded into Register 5.

\*In those modes where the address field specifies a register, IR<sub>16:25</sub> (the rest of the address field) are ignored.

	<i>Example</i> : LOD REG <sup>5</sup> , @8000 $[IR_{16:31} = 8000]$ If this instruction is at address 01120111, the effective address is
	FFFF8000 + 01120111 + 1 = 01118112.
	The data in memory location 01118112 is loaded into Register 5.
	<b>Direct (AM = 1000) [IR<sub>16:31</sub> are ignored]</b> A second word of the instruction is required. That word contains the effective address.
	<i>Example</i> : LOD REG <sup>5</sup> , 12345678 The contents of memory location 12345678 is loaded into Register 5.
	<b>Indirect (AM = 1001)</b> [IR <sub>16:31</sub> are ignored] A second word of the instruction is required. It contains the address in memory where the effective address of data is found.
	<i>Example</i> : LOD REG <sup>5</sup> , (12345678)
	M[12345678] = 56789ABC
	The contents of 12345678 are fetched. Then the contents of memory location 56789ABC are loaded into Register 5.
	<b>Immediate (AM = 1100)</b> [IR <sub>16:31</sub> are ignored] A second word of the instruction is required. It contains the data. This type is not valid for any instruction that requires an address (for storing a result or branching).
	<i>Example:</i> LOD REG <sup>5</sup> , #12345678 The number 12345678 is loaded into Register 5. (The constant 12345678 is contained in the second word of the instruction.)
EXAMPLE 10.2	We have an instruction to ADD the number specified by the addressing to REG <sup>4</sup> , where
	This instruction is at location 12341234 The second word of the instruction (if any) is 20000000 Bits 16 to 31 of this instruction word are AB07 $REG^4 = 00000102$ $REG^7 = 00123344$ M[0000AB07] = 11111111 M[00123344] = FFFFFFE M[1233BD3C] = 44332211 M[20000000] = 00123344
	We will examine which registers (not including the flag bits) are changed for each addressing type.
	Register $REG^4 \leftarrow 00123446$ (00000102 + 00123344)

### 540

1	
2	
3	
4	
5	
6	
7	
8	
9	
1	
1	0
2	
3	
4	
45	
6	
7	
8	
9	
2	0
1	
2	
3	
4	
5	
6	
7	
8	
9	
3	0
1	
2	
3	
4	
5	
6	
7	
8	
9	
4	0
1	
2	
3	
4	
5	

Register indirect	REG <sup>4</sup> ← 00000100	(00000102 + FFFFFFE)
	PC ← 12341235	
Page zero	REG <sup>4</sup> ← 11111213	(00000102 + 11111111)
	PC ← 12341235	
Relative	Address = 12341234	+ 1 + FFFFAB07 =
	1233BD3C	
	REG <sup>4</sup> ← 44332313	(00000102 + 44332211)
	PC ← 12341235	
Direct	REG <sup>4</sup> ← 00123446	(00000102 + 00123344)
	PC ← 12341236	
Indirect	REG <sup>4</sup> ← 00000100	(00000102 + FFFFFFE)
	PC ← 12341236	
Immediate	REG <sup>4</sup> ← 20000102	(00000102 + 20000000)
	PC ← 12341236	

[SP 1, 2; EX 1]

## 10.1.3 Instruction Set of MODEL

In this section, we will define a subset of the instructions, enough to illustrate the design of the controller. For each, we will specify a threeletter mnemonic and the flag bits that are affected. We will not assign an op-code; rather, we will implement the controller, assuming that an appropriate decoder is included. However, those instructions that do not use the address portion (for example, Return from subroutine) begin with a 1; others begin with a 0. For each of the examples, we will assume that we used direct addressing and that

The effective address is 12345678 M[12345678] = 10101234 REG<sup>3</sup> = FFFFFF8 SP = 7FFFFF6 M[7FFFFF7] = 98765432

### Data Movement\*

LOD z n Load register with data specified by the address field<sup>†</sup>

Example: LOD REG<sup>3</sup>, 12345678

 $\operatorname{REG}^3 \leftarrow 10101234 \quad z \leftarrow 0 \quad n \leftarrow 0$ 

STO Store register in location specified by the address field (either memory or a register)

\*We will use REG<sup>63</sup> for the stack pointer and thus will not need special instructions to load or store SP.

register addressing.

<sup>&</sup>lt;sup>\*</sup>Either the contents of the memory location specified by EA, or the data for immediate or

Example:	STO REG <sup>3</sup> , 12345678	$\begin{bmatrix} 1 \\ 2 \end{bmatrix}$
M[1	2345678] ← FFFFFF8	$\begin{vmatrix} 2\\ 3 \end{vmatrix}$
PSH	Push register onto the stack	4
Example:	PSH REG <sup>3</sup>	5
M[7	FFFFFF6] ← FFFFFF8 SP ← 7FFFFFF5	7
PSH and F	POP use only a register; the address field is ignored.	8
POP z n	Pop top of stack to register	9
Example:	POP REG <sup>3</sup>	1
SP ←	$-7FFFFF7 \operatorname{REG}^3 \leftarrow 98765432  z \leftarrow 0  n \leftarrow 1$	23
Arithmetic I	Instructions	4
ADD z n	<i>c v</i> Add number specified by the address field to the register	5 6 7
Example:	ADD REG <sup>3</sup> , 12345678	8
	FFFFFF8	9
(1)	$\frac{10101234}{1010122C}$	$\begin{vmatrix} 2\\ 1 \end{vmatrix}$
(1) REC	$3^3 \leftarrow 1010122C$ $z \leftarrow 0$ $n \leftarrow 0$ $c \leftarrow 1$ $v \leftarrow 0$	2
		3 4
ADC z n	<i>c v</i> Add with carry; add number specified by the address field to the register and the <i>c</i> flag	5
Example:	ADC $\text{REG}^3$ , 12345678 ( <i>c</i> was 1)	7
REC	$G^3 \leftarrow 1010122D  z \leftarrow 0  n \leftarrow 0  c \leftarrow 1  v \leftarrow 0$	8
Example:	ADC REG <sup>3</sup> , 12345678 ( <i>c</i> was 0)	3
REC	$G^3 \leftarrow 1010122C$ $z \leftarrow 0$ $n \leftarrow 0$ $c \leftarrow 1$ $v \leftarrow 0$	$\begin{vmatrix} 1\\ 2 \end{vmatrix}$
SUB z n	<i>c v</i> Subtract number specified by the address field from the register	3 4
Example:	SUB REG <sup>3</sup> , 12345678	5 6
	1	0
	FFFFFF8	8
	EFEFEDCB	9
(1)	EFEFEDC4	1
REC	$G^3 \leftarrow \text{EFEFEDC4}  z \leftarrow 0  n \leftarrow 1  c \leftarrow 1  v \leftarrow 0$	
CMP z n	<i>c v</i> Compare; behaves the same as subtract, but does not store the difference back to the register. (It is used to compare the same number with several words from	2 3 4 5
	memory without having to reload the register.)	

## SI Ex

Engineela	
Example:	CMP REG <sup>3</sup> , 12345678
$z \leftarrow$	$0  n \leftarrow 1  c \leftarrow 1  v \leftarrow 0$
INC z n	Increments number specified by the address; ignores RN
Example:	INC 12345678
M[12	$2345678] \leftarrow 10101235  z \leftarrow 0  n \leftarrow 0$
gic, Shift,	and Rotate Instructions
NOT z	Bit-by-bit complement; ignores RN
Example:	NOT 12345678
M[12	$2345678] \leftarrow \text{EFEFEDCB}  z \leftarrow 0$
AND <i>z n</i>	Bit-by-bit AND of register with number specified by the address
Example:	AND REG <sup>3</sup> , 12345678
	1111 1111 1111 1111 1111 1111 1111 1000
AND	0001 0000 0001 0000 0001 0010 0011 0100
	0001 0000 0001 0000 0001 0010 0011 0000
REG	$^{3} \leftarrow 1010230  z \leftarrow 0  n \leftarrow 0$
ASR z	Arithmetic shift right of number specified by the address; number of places specified by the right 5 bits of RN ( $IR_{7:11}$ )*
	address; number of places specified by the right 5 bits
ASR z Example:	address; number of places specified by the right 5 bits of RN $(IR_{7:11})^*$
ASR z Example:	address; number of places specified by the right 5 bits of RN (IR <sub>7:11</sub> )* ASR 3, 12345678
ASR z Example: M[12	<ul> <li>address; number of places specified by the right 5 bits of RN (IR<sub>7:11</sub>)*</li> <li>ASR 3, 12345678</li> <li>2345678] ← 02020246 z ← 0</li> <li>Rotate right number specified by the address; number</li> </ul>
ASR z Example: M[12 ROR Example:	address; number of places specified by the right 5 bits of RN (IR <sub>7:11</sub> )* ASR 3, 12345678 2345678] $\leftarrow$ 02020246 $z \leftarrow 0$ Rotate right number specified by the address; number of places specified by the right 5 bits of RN
ASR z Example: M[12 ROR Example: M[12	address; number of places specified by the right 5 bits of RN (IR <sub>7:11</sub> )* ASR 3, 12345678 2345678] ← 02020246 z ← 0 Rotate right number specified by the address; number of places specified by the right 5 bits of RN ROR 3, 12345678 2345678] ← 82020246
ASR z Example: M[12 ROR Example:	address; number of places specified by the right 5 bits of RN (IR <sub>7:11</sub> )* ASR 3, 12345678 2345678] ← 02020246 z ← 0 Rotate right number specified by the address; number of places specified by the right 5 bits of RN ROR 3, 12345678 2345678] ← 82020246
ASR z Example: M[12 ROR Example: M[12 anch Instr	address; number of places specified by the right 5 bits of RN (IR <sub>7:11</sub> )* ASR 3, 12345678 2345678] ← 02020246 z ← 0 Rotate right number specified by the address; number of places specified by the right 5 bits of RN ROR 3, 12345678 2345678] ← 82020246 <b>uctions</b> Jump to the address if the condition specified by the right 4 bits of RN (IR <sub>8:11</sub> ) is met; otherwise, continue to the next
ASR z Example: M[12 ROR Example: M[12 anch Instr JMP <sup>†</sup>	address; number of places specified by the right 5 bits of RN (IR <sub>7:11</sub> )* ASR 3, 12345678 2345678] ← 02020246 z ← 0 Rotate right number specified by the address; number of places specified by the right 5 bits of RN ROR 3, 12345678 2345678] ← 82020246 <b>uctions</b> Jump to the address if the condition specified by the right 4 bits of RN (IR <sub>8:11</sub> ) is met; otherwise, continue to the next step. Branch conditions are specified in Table 10.1.
ASR z Example: M[12 ROR Example: M[12 anch Instr	address; number of places specified by the right 5 bits of RN (IR <sub>7:11</sub> )* ASR 3, 12345678 2345678] ← 02020246 z ← 0 Rotate right number specified by the address; number of places specified by the right 5 bits of RN ROR 3, 12345678 2345678] ← 82020246 <b>uctions</b> Jump to the address if the condition specified by the right 4 bits of RN (IR <sub>8:11</sub> ) is met; otherwise, continue to the next step. Branch conditions are specified in Table 10.1. Call subroutine, save return address on the stack.
ASR z Example: M[12 ROR Example: M[12 anch Instr JMP <sup>†</sup>	address; number of places specified by the right 5 bits of RN (IR <sub>7:11</sub> )* ASR 3, 12345678 2345678] ← 02020246 z ← 0 Rotate right number specified by the address; number of places specified by the right 5 bits of RN ROR 3, 12345678 2345678] ← 82020246 <b>uctions</b> Jump to the address if the condition specified by the right 4 bits of RN (IR <sub>8:11</sub> ) is met; otherwise, continue to the next step. Branch conditions are specified in Table 10.1.

5 reference.

<sup>&</sup>lt;sup> $\hat{T}$ </sup> For conditional Jumps and Calls, the condition is specified by a hexadecimal digit, such as JM2 for Jump if *n* is 1 or CL7 for Call if v = 0.

		Table 1	0.1 Branch c	onditions.		
		<i>RN</i> <sub>8:11</sub>	Condition	<i>RN</i> <sub>8:11</sub>	Condition	
		0000 0001 0010 0011	z z' n n'	1000 1001 1010 1011	not used not used not used not used	
		0100 0101 0110 0111	с с' v v'	1100 1101 1110 1111	not used not used not used always	
EXAMPLE 10.3		ok at instr	uctions refere	ncina roaista	er 4 (REG <sup>4</sup> ), using Pag	ae zero
	addressing			nong registe	$r + (n \cup G), using Pa($	ye zero
	PC = REG <sup>4</sup> REG <sup>6</sup> M[000	1234123 = 00000 <sup>3</sup> (SP) = 7 00AB07] =	102	n word are /	4B07	
		uction typ	-		y locations are chang ise, the PC is increme	ented to
	LOD STO PSH POP	M[00 M[7F REG <sup>6</sup>	<sup>63</sup> (SP) ← 7FFF	0000102 0000102 R	← 1 EG <sup>63</sup> (SP) ← 7FFFFF4 4 <sup>4</sup> ← 00000000	
	ADD ADC	REG <sup>∠</sup> For <i>c</i>	= 0, same as	ADD, for c	$\begin{array}{c} \leftarrow 1  c \leftarrow 0  v \leftarrow 0 \\ = 1 \\ \leftarrow 1  c \leftarrow 0  v \leftarrow 0 \end{array}$	
	SUB CMP INC	Z ← (	<sup>I</sup> ← 7EEEFF1 ) <i>n ←</i> 0 <i>c</i> < 00AB07] ← 8 <sup>-</sup>	÷0 v ← 0	$\leftarrow 0  c \leftarrow 0  v \leftarrow 0$ $\leftarrow 0  n \leftarrow 1$	)
	NOT AND ASR	REG	00AB07] ← 7E <sup>I</sup> ← 00000100 00AB07] ← F8	) z ← 0 n		
	ROR JMP CLL	M[00 PC ← PC ←	00AB07] ← 18 - 0000AB07	8111111 M[7FFFFF	5] ← 12341235	
	RTS		$(SP) \leftarrow 7FFF$ <sup>53</sup> (SP) $\leftarrow 7FFF$		← 00000000	

[SP 3, 4; EX 2, 3]

### 544

## **10.2** CONTROL SEQUENCE FOR MODEL\*

In this section, we will develop a straightforward control sequence to implement that part of MODEL described in the previous two sections. In the next sections, we will look at its implementation with a hard-wired controller and a microprogrammed controller.

The first word of an instruction is read into the Instruction Register (IR) in the first step of the control sequence. Next, at step 2, the program counter is incremented to point to the next word (either the second word of this instruction or, if this is a one-word instruction, the first word of the next instruction). Throughout the design of the sequencer, we will use INC to represent an incrementer and DEC to represent a decrementer. In practice, there may be such a device as part of the ALU, or these may be implemented using the adder, putting a 1 or -1 on one of the inputs. Also, at step 2, we branch to step 60, the instruction decode step for those instructions where no address is required, or continue to step 3 for address computation.

 AD = PC; read = 1; IR ← DATA.
 PC ← INC[PC]; next: 60 (IR₀), 3. (else).

The addressing mode of all one-word instructions begins with a 0, and that for two-word instructions begins with a 1. At step 3, we separate these.

3. next: 12 (IR<sub>12</sub>), 4 (else)
4. next/IR<sub>13:15</sub>: 5, 1, 6, 1, 1, 1, 10, 11.

Unused codes are treated as no-ops, branching back to step 1 to fetch a new instruction. When addressing is completed, the address (if there is one) is stored in EA; control then goes to step 18 to fetch data. Those addressing modes that produce data, but no address (immediate and register), store that data in WORK and branch to step 20.

For register and register indirect addressing, bits 26 to 31 specify the register. Thus, at step 5, that register is moved to WORK (for register addressing), and control goes next to step 20. At steps 6 (for register indirect), that register is moved to EA, with control going to step 18.

### Register

5. WORK  $\leftarrow$  REG/IR<sub>26:31</sub>; next: 20.

### **Register Indirect**

6. EA ← REG/IR<sub>26:31</sub>;
next: 18.

\*A complete listing of the control sequence for a hard-wired controller implementation of MODEL is found in Appendix A. To follow the design from this section, ignore the

parentheses around step numbers in the appendix.

For Page zero addressing, the address field  $(IR_{16:31})$  is zero-extended (that is, leading 0's are added to make the number 32 bits). For relative addressing, the sign-extended address field is added to the program counter (which had already been incremented to point to the next instruction at step 2). Both produce an address and thus branch to step 18.

#### Page Zero

10. EA ← 0000, IR<sub>16:31</sub>;
next: 18.

#### Relative

11.  $IR_{16}$ : EA  $\leftarrow ADD_{1:32}$  [FFFF,  $IR_{16:31}$ ; PC; 0]  $IR_{16}'$ : EA  $\leftarrow ADD_{1:32}$  [0000,  $IR_{16:31}$ ; PC; 0] next: 18.

The remaining three address modes all require a second word. At steps 13 and 14, the second word of the instruction is read into EA, and the program counter is incremented. For direct addressing, the second word is the effective address and is sent to EA. For indirect addressing, the second word is the address where the effective address will be found. Thus, after the second word is read at step 13, that memory location is read (step 15) and its contents are sent to EA.

### **Read Second Word, Direct**

```
13. AD = PC; read = 1; EA ← DATA.
14. PC ← INC[PC];
next/IR<sub>13:15</sub>: 18, 15, 1, 1, 16, 1, 1, 1.
```

#### Indirect

15. AD = EA; read = 1; EA ← DATA; next: 18.

For immediate addressing, the second word is the data and is sent to WORK, and control branches to step 20 (since a read is not needed for data).

#### Immediate

16. WORK ← EA; next: 20.

At step 18, we read the data from the effective address register, EA, into WORK. We could have a branch to skip this step for those instructions that do not require data (such as store, jump, and call).

#### Data Read

18. AD = EA; read = 1; WORK ← DATA; next: 20.

45

We want to add two new addressing modes; register indirect with auto-post- incrementing, and short immediate. Assume that step 4 branches to steps 7 and 9 for these. Register indirect with auto-post-incrementing produces the same address as register indirect, but also increments the register after using it. For short immediate, the address field is sign-extended.	EXAMPLE 10.4
Register Indirect with Auto-Post-Incrementing	
7. EA $\leftarrow$ REG/IR <sub>26:31</sub> .	
8. REG/IR <sub>26:31</sub> ← INC[REG/IR <sub>26:31</sub> ];	
next: 18.	
Short Immediate	
9. $IR_{16}$ : WORK $\leftarrow$ FFFF, $IR_{16:31}$ ;	
IR <sub>16</sub> ': WORK ← 0000, IR <sub>16:31</sub> ;	
next: 20.	

The details of the instruction decode step (or steps) are not shown, since we did not specify the coding of the op-code and we are implementing the controller for only a few instructions. We will show the implementation of the individual instructions, using step numbers beginning at 25.

Load register requires only one step, after which it returns to step 1 to fetch a new instruction. On *Store*, the result goes to the register specified by  $IR_{26:31}$  for register addressing  $(IR_{12}' \cdot IR_{13}' \cdot IR_{14}' \cdot IR_{15}')$  and to memory for all other types. Store does not permit immediate addressing; it is treated as a no-op.

### LOD

```
25. REG/IR<sub>6:11</sub> ← WORK; z ← (OR[CPUBUS]';
n ← CPUBUS<sub>0</sub>;
next: 1.
STO
26. WORK ← REG/IR<sub>6:11</sub>.
27. next: 28 (IR<sub>12</sub>' · IR<sub>13</sub>' · IR<sub>14</sub>' · IR<sub>15</sub>'), 1
(IR<sub>12</sub> · IR<sub>13</sub> · IR<sub>14</sub>' · IR<sub>15</sub>'), 29 (else).
```

```
28. REG/IR<sub>26:31</sub> ← WORK;
next: 1.
29. ADIN = EA; DATA = WORK; write = 1;
next: 1.
```

#### 

Push and Pop are implemented after a decoding branch from step60. Push writes to the location pointed to by the stack pointer and then2decrements the pointer. Pop first increments the stack pointer and then3reads.

5

6

7 8

9

2

3

4

5 6

7

8

0

20

1

2 3

4

5

6

7

8 9

30

1 2

3

4

5

6 7

8

9 40

1

2

3

4

5

10 1

PSH

```
65. ADIN = SP; DATA = REG/IR<sub>6:11</sub>; write = 1.
66. SP ← DEC[SP];
next: 1.
```

POP

67. SP  $\leftarrow$  INC[SP]. 68. ADIN = SP; **read** = 1; REG/IR<sub>6:11</sub>  $\leftarrow$  DATA;  $\mathbf{z} \leftarrow$  (OR[CPUBUS])';  $\mathbf{n} \leftarrow$  CPUBUS<sub>0</sub>; next: 1.

The addition and subtraction instructions are each only one step. The adder has a 33-bit output, the left bit being the carry. Two's complement overflow is detected when two numbers have the same sign  $(INA_0 = INB_0)$  and the result has the opposite sign  $(CPUBUS_0)$ . The expressions for each of the flag bits is the same for almost all instructions.

ADD

```
30. c, \operatorname{REG}/\operatorname{IR}_{6:11} \leftarrow \operatorname{ADD}[\operatorname{REG}/\operatorname{IR}_{6:11}; \operatorname{WORK}; 0];

\mathbf{z} \leftarrow (\operatorname{OR}[\operatorname{CPUBUS}])'; \mathbf{n} \leftarrow \operatorname{CPUBUS}_{0};

\mathbf{v} \leftarrow \operatorname{INA}_{0} \cdot \operatorname{INB}_{0} \cdot \operatorname{CPUBUS}_{0}' + \operatorname{INA}_{0}' \cdot \operatorname{INB}_{0}'

\cdot \operatorname{CPUBUS}_{0};

next: 1.
```

### ADC

- 31. **c**,  $\operatorname{REG}/\operatorname{IR}_{6:11} \leftarrow \operatorname{ADD}[\operatorname{REG}/\operatorname{IR}_{6:11}; WORK;$ **c**];  $\mathbf{z} \leftarrow (\operatorname{OR}[\operatorname{CPUBUS}])'; \mathbf{n} \leftarrow \operatorname{CPUBUS}_{0};$   $\mathbf{v} \leftarrow \operatorname{INA}_{0} \cdot \operatorname{INB}_{0} \cdot \operatorname{CPUBUS}_{0}' + \operatorname{INA}_{0}' \cdot \operatorname{INB}_{0}'$   $\cdot \operatorname{CPUBUS}_{0};$ next: 1.
  - 32. **c**, REG/IR<sub>6:11</sub>  $\leftarrow$  ADD[REG/IR<sub>6:11</sub>; WORK'; 1]; **z**  $\leftarrow$  (OR[CPUBUS])'; **n**  $\leftarrow$  CPUBUS<sub>0</sub>; **v**  $\leftarrow$  INA<sub>0</sub>  $\cdot$  INB<sub>0</sub>  $\cdot$  CPUBUS<sub>0</sub>' + INA<sub>0</sub>'  $\cdot$  INB<sub>0</sub>'  $\cdot$  CPUBUS<sub>0</sub>;

next: 1.

```
34. \mathbf{c} \leftarrow ADD_0 [REG/IR_{6:11}; WORK'; 1];

CPUBUS = ADD_{1:32} [REG/IR_{6:11}; WORK'; 1];

\mathbf{z} \leftarrow (OR [CPUBUS])'; \mathbf{n} \leftarrow CPUBUS_0;

\mathbf{v} \leftarrow INA_0 \cdot INB_0 \cdot CPUBUS_0' + INA_0' \cdot INB_0'

\cdot CPUBUS_0;

next: 1.
```

The next two instructions operate on numbers in WORK and ignore the RN field. The results are stored back in either a register or memory, using the steps already implemented for STO.

### INC

СМР

```
36. WORK \leftarrow ADD<sub>1:32</sub>[00000001; WORK;0];

\mathbf{z} \leftarrow (OR[CPUBUS])'; \mathbf{n} \leftarrow CPUBUS_0;

next: 27.
```

### NOT

```
40. WORK \leftarrow WORK'; \mathbf{z} \leftarrow (OR [CPUBUS])';
next: 27.
```

AND uses operands from a register and WORK, storing the result back in that register.

### AND

```
42. REG/IR<sub>6:11</sub> ← REG/IR<sub>6:11</sub> · WORK;

    z ← (OR[CPUBUS])'; n ← CPUBUS<sub>0</sub>;

    next: 1.
```

The instruction decode step reaches step 43 for all of the shifts and rotates. We assume that the op-code for ASR ends in 00, and ROR ends in 10. We shift one place at a time; step 43 transfers to the step for the store instruction when  $IR_{7:11}$  counts down to 0.  $IR_{7:11} = 00000$  is treated as zero, making these instructions no-ops.

```
43. IR_{7:11} \leftarrow DEC[IR_{7:11}];

next: 44 (OR[IR<sub>7:11</sub>]), 27 (else).

44. next: 45 (IR<sub>4</sub>), 47 (else).

ASR

45. WORK \leftarrow WORK<sub>0</sub>, WORK<sub>0:30</sub>;

z \leftarrow (OR[CPUBUS])';

next: 43.
```

ROR

```
47. WORK \leftarrow WORK<sub>31</sub>, WORK<sub>0:30</sub>;
next: 43.
```

If faster shifting were required, we could build a *barrel shifter*, which would allow a shift of any number of places in one step. The hardware for that is more complex, since each bit of WORK could be loaded with any other bit or with 0. In contrast, the implementation we have shown only requires that each bit be loaded with the bit on either side (or 0 for the first and last bits).

The conditional jump and call instructions depend on the variable **br**, where

$$\mathbf{br} = OR[DCD(IR_{8:11}) \cdot (\mathbf{z}, \mathbf{z}', \mathbf{n}, \mathbf{n}', \mathbf{c}, \mathbf{c}', \mathbf{v}, \mathbf{v}', 0, 0, 0, 0, 0, 0, 0, 0, 1)]$$

DCD is a decoder with four inputs and 16 outputs, one of which is 1. That is ANDed with the 16-bit vector with each of the conditions, as specified in Table 10.1. Thus, **br** is 1 if the specified branch condition is satisfied and 0, otherwise. (Unused codes are treated as never branch. They could be treated as an unconditional branch by changing all of the 0's to 1's.)

On jump, the program counter is loaded with the effective address if the condition is met; otherwise, it returns to step 1. On a successful call, the contents of the program counter are first pushed onto the stack and then the effective address is moved to the PC.

### JMP

```
50. br: PC \leftarrow EA;
next: 1.
```

### CLL

51. next: 1 (br), 52 (else)
52. ADIN = SP; DATA = PC; write = 1.
53. SP ← DEC[SP].
54. PC ← EA;
 next: 1.

Finally, the return from subroutine (unconditional) pops the address from the stack and loads that into the program counter.

### RTS

2 3	Add a new instruction to decrement the register pointed to by the RN field and jump to the address if the result is 0. (This is a loop control instruction.) The simplest way is to do the addressing and jump to step 55 from step 20.	EXAMPLE 10.5
6	55. WORK ← REG/IR <sub>6.11</sub> .	
7	56. $\operatorname{REG}/\operatorname{IR}_{6:11} \leftarrow \operatorname{ADD}_{1:32}[FFFFFFFF; WORK; 0];$	
8	next: 1 (OR[CPUBUS]), 57 (else).	
9	57. PC $\leftarrow$ EA;	
10 1	next: 1.	
2 3 4 5 6	Since step 57 is identical to step 54, the branch at step 56 could go to 54, eliminating step 57. It was necessary to move the register to WORK (step 55) because the bus structure up until this point put both the register and the constant on INA. If the bus structure were modified, we could combine steps 55 and 56.	
9 20 1 2	Add a new instruction, <i>Stack add</i> . It adds the top two entries on the stack and pushes the answer back onto the stack. The operands are destroyed. No flags are involved. This requires and additional register, WORK2, to store the second number. (That register would be needed by more complex instructions, such as <i>Multiply</i> . We pop the two operands, add them, and then push the result onto the stack.	EXAMPLE 10.6
5	80. SP ← INC[SP].	
6	81. ADIN = SP; read = 1; WORK $\leftarrow$ DATA.	
7	82. SP $\leftarrow$ INC[SP].	
8 9	83. ADIN = SP; read = 1; WORK2 $\leftarrow$ DATA.	
30	84. WORK $\leftarrow$ ADD <sub>1:32</sub> [WORK2; WORK; 0].	
1	85. ADIN = SP; DATA = WORK; write = 1.	
2 3	86. SP ← INC[SP];	
4	next: 1.	
6 7 8 9 40	Modify <b>br</b> so as to provide conditional branches for comparing two signed and unsigned numbers. Two numbers can be compared by subtracting them and then using a conditional jump. The comparisons are between the number in the register (REG/IR <sub>6:11</sub> ), <i>a</i> , compared with the number specified by the address, <i>b</i> . There are separate tests for signed and unsigned numbers based on the	
1 2 3 4 5	flag bits.	

	For signed numbers, when $a < b$ , the result is negative unless there is overflow. Thus, the condition is $\mathbf{n} \oplus \mathbf{v}$ . For less than or equal, we have $\mathbf{z} + \mathbf{n} \oplus \mathbf{v}$ . The opposite of less than is greater than or equal, $(\mathbf{n} \oplus \mathbf{v})'$ , and greater than is the complement of less than or equal, $\mathbf{z} + \mathbf{n} \oplus \mathbf{v}$ . For unsigned numbers, $a < b$ is indicated by $\mathbf{c}'$ , less than or equal by $\mathbf{c}' + \mathbf{z}$ , greater than by $(\mathbf{c}' + \mathbf{z})'$ , and greater than or equal by $\mathbf{c}$ . If the following codes are added to the list in Table 10.1, 1000 < (After SUB for signed numbers) $1001 \le$ $1010 \ge$ 1011 > $1100 \le (\text{After SUB for unsigned numbers})$ 1101 >
	then the definition of <i>br</i> becomes
	$\mathbf{br} = OR[DCD(IR_{8:11}) \cdot (\mathbf{z}, \mathbf{z}', \mathbf{n}, \mathbf{n}', \mathbf{c}, \mathbf{c}', \mathbf{v}, \mathbf{v}', \mathbf{n} \oplus \mathbf{v}, \mathbf{z} + \mathbf{n} \oplus \mathbf{v}, (\mathbf{n} \oplus \mathbf{v})', (\mathbf{z} + \mathbf{n} \oplus \mathbf{v})', \mathbf{c}' + \mathbf{z}, \mathbf{c} \cdot \mathbf{z}', 0, 1)]$
EXAMPLE 10.8	Include a new instruction to add a set of numbers stored in consecutive memory locations. The address field specifies the location of the first number. The register specified by RN contains the size of the set (how many numbers to be added) and is replaced by the sum. The flag bit <b>c</b> is set to one iff any of the additions produced unsigned overflow. Step 20 branches to step 90. We need three registers, in addition to EA, in this process: one to hold the count, one to hold the sum as we are adding, and one to hold each new number as it is read. One approach is to store the sum in the register and the count in WORK. The additional register, WORK2, would be connected to INB. (Note that this is a different connection from Example 10.6.)
	90. WORK $\leftarrow$ REG/IR <sub>6:11</sub> ;
	next: 91 (OR[CPUBUS]), 1 (else).
	91. $\text{REG}/\text{IR}_{6:11} \leftarrow 00000000; \mathbf{c} \leftarrow 0.$
	92. AD = EA; read = 1; WORK2 $\leftarrow$ DATA.
	93. $\operatorname{REG}/\operatorname{IR}_{6:11} \leftarrow \operatorname{ADD}_{1:32}[\operatorname{REG}/\operatorname{IR}_{6:11}; \operatorname{WORK2}; 0];$
	$\mathbf{c} \leftarrow \mathbf{c} + \text{ADD}_0[\text{REG}/\text{IR}_{6:11}; \text{WORK2}; 0].$
	94. WORK $\leftarrow$ DEC[Work];
	next: 95 (OR[CPUBUS]), 1 (else).
	95. $EA \leftarrow INC[EA];$
	next: 92.

On the first step, if the count is 0, the register already has the sum of 0 and the instruction is complete. When the count goes to 0, the process is complete. Since the sum is already in the register, we can go back to step 1 to fetch a new instruction. Note that EA must be connected to INA to implement step 95. (That connection was not previously required.)

[SP 5, 6, 7, 8; EX 4, 5, 6, 7, 8, 9]

## 10.3 IMPLEMENTATION OF MODEL CONTROL SEQUENCE WITH A HARDWIRED CONTROLLER

The simplest implementation is to use a one-hot controller (where each step corresponds to one flip flop). One flip flop of the controller has a 1 in it, and all others have a 0 (similar to the controller of Figure 9.9).

Such a controller for the instruction fetch and addressing portion of the control sequence is shown in Figure 10.4. So as to make the figure readable, the clock input line to each flip flop has been omitted, as have the output signal lines from each of the flip flops (There are no outputs from steps 3 and 4, which are only branches). Note at steps 11, there is a pair of AND gates for the conditional data transfers.

The eight-way decoder for the 1-word instructions is enabled by the Q' output of flip flop 4. One of the outputs of that decoder is active when the controller is in step 4, putting a 1 into one of flip flops 5, 6, 10, or 11 at the next clock. (The unused addressing code outputs (1, 3, 4, and 5) are not shown connected, but would all go to an OR gate at the input of flip flop 1.) A second eight-way decoder for the 2-word instructions is enabled by the Q' output of flip flop 14.

From the controller block diagram, it is easy to see that register addressing takes five clocks to reach step 20 (steps 1, 2, 3, 4, and 5). (For the purpose of timing discussions, we will include the time in step 20 in the execution portion.) Register indirect (step 6), Page zero (step 10), and Relative (step 11) each require five clocks (steps 1, 2, 3, 4, and one of 6, 10, or 11) to reach step 18 and a sixth to reach step 20. Direct addressing takes six clocks (steps 1, 2, 3, 13, 14, and 18). Indirect uses a seventh clock period (step 15). Immediate takes six clocks. (It uses step 16, but does not need step 18.)

The speed of the system can be greatly increased by taking advantage of undelayed steps. Since IR was not changed at steps 3 and 4, step 3 can be undelayed. Next, we note that either step 4 or all of the steps reached directly from step 4 can be made undelayed. That would mean that steps 5, 6, 10, and 11 would be executed at the same time as the branch at step 4, which does not change any registers nor utilize the internal bus. Steps 1 to 18 become

1. AD = PC; read = 1; IR  $\leftarrow$  DATA. 2. PC  $\leftarrow$  INC[PC];

7

8 **\_g-**@

10

1

2

3

4

5

6

7

8

9

20

1

2

3

4

5

6

7

8

9

30

1

2

3

4

5

6

7

8

9


40

1

2

3


4





AD = EA; read = 1;  $EA \leftarrow DATA;$ 

15.



## FIRST PAGES

We could make step 20 undelayed. But then the first step of the execution part of any of the instructions would be delayed, because they all involve using the bus (which was also used in each of the steps lead-ing to step 20). If step 20 is delayed, we can save a number of flip flops in the controller by making the first step of each memory reference instruction (24, 26, 30, ...) undelayed.\* Most instructions would take 6 only one clock time for execution (that at step 20). Exceptions include those that require a store (STO, NEG, INC, DEC, and NOT), which 8 have a second clock at either step 28 or 29, and CLL, which requires two extra clock times to push the program counter onto the stack. The shifts and rotates also require two clocks for each place plus one extra as it leaves the loop at step 43.<sup>†</sup> The DDL for MODEL is shown in Appendix A. 

The timing of the instructions is summarized in Table 10.2. The dashes indicate that this addressing mode is not allowed for those instructions.

Instruction		(REG),PG-0			
	REG	REL	DIR	IND	IMM
LOD,ADD,ADC,					
SUB,CMP,AND	4	5	6	5	5
STO,INC,NOT	5	6	7	6	_
JMP	_	5	6	5	_
CLL	_	7	8	7	_
ASR,ROR	5 + 2n	6 + 2n	7 + 2n	6 + 2n	_
PSH,POP,RTS		3 (no addressing)			

### Table 10.2Timing of Instructions.

\*This approach results in the machine being slower by one clock for failed conditional jumps and calls. We could rewrite step 50 as

(50.) next: 50a (br), 1 (else).
50a. PC ← EA;
next: 1.

Thus, if step 20 were undelayed, step 50 could still be undelayed, and failed conditional jumps (and calls if we also modified step 51 in the same way) would take no clock times for execution.

<sup>†</sup>If we build a separate decrementer to count, we could make step 43 undelayed and would only need one clock time per place shifted.

10.4:	Steps 7 and 9 can be undelayed. For the controller of Figure	
	10.5, Register Indirect with Auto-post-increment would take one more clock time than register indirect. Short immediate	
	would take the same time as Register addressing.	
10.5:	Steps 55 can be undelayed. From step 20, this will take two	
	clock times if it does not jump (Steps 20 and 56) or three clock times if it does jump (Steps 20, 56, and 57).	
10.6:	Only step 80 can be undelayed. This will take eight clock times (including steps 1 and 2).	
10.8:	Step 90 can be undelayed, requiring one clock time if there	
	are zero numbers to add. Step 91 is executed once, and	
	steps 92, 93, and 94 are each executed <i>n</i> times and step 95 is executed $n - 1$ times, for a total of $4n + 1$ (in addition to	
	the time for steps 1 to 18).	
	speed the machine, one thought was to add an incrementer for	
	es not use the bus. (Thus, instead of PC receiving all its inputs	
from CPUE	BUS, there would be a multiplexer on the input to PC.)	
from CPUE Steps	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since	
from CPUE Steps the only rea	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used	
from CPUE Steps the only rea the bus. St	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used ep 2 cannot be made undelayed, because the branch uses the	
rom CPUE Steps he only rea he bus. St data being	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used	
from CPUE Steps the only rea the bus. St data being	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used ep 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1.	
from CPUE Steps the only rea the bus. St data being	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used ep 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1.	
from CPUE Steps the only rea the bus. St data being	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used ep 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1.	
irom CPUE Steps the only rea the bus. St data being This w	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used ep 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1.	
irom CPUE Steps the only rea the bus. St data being This w	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used ep 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1. rould reduce the execution time of all instructions by one clock.	[SP 9, 10, 11; Ex 10, 11, 12,
irom CPUE Steps the only rea the bus. St data being This w <b>10.4</b> If the main modify the	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used ep 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1. rould reduce the execution time of all instructions by one clock. <b>MODEL WITH A SLOWER MEMORY</b> memory always took a fixed number of clock times, we could be read and write steps accordingly. Say that we could connect	[SP 9, 10, 11; Ex 10, 11, 12,
irom CPUE Steps the only reather bus. St data being This w <b>10.4</b> If the main modify the the address	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used ep 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1. rould reduce the execution time of all instructions by one clock. <b>MODEL WITH A SLOWER MEMORY</b> memory always took a fixed number of clock times, we could e read and write steps accordingly. Say that we could connect s to ADIN and put a 1 on <b>read</b> at one clock time, and the	[SP 9, 10, 11; Ex 10, 11, 12,
irom CPUE Steps the only reactive be bus. St data being This w <b>10.4</b> If the main modify the the address contents of	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used ep 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1. rould reduce the execution time of all instructions by one clock. <b>MODEL WITH A SLOWER MEMORY</b> memory always took a fixed number of clock times, we could e read and write steps accordingly. Say that we could connect s to ADIN and put a 1 on <b>read</b> at one clock time, and the f that location would be on DATA two clock times later. Then,	[SP 9, 10, 11; Ex 10, 11, 12,
the only reacted by the only reacted by the bus. State being This was a state being This was a state being the address of the address of the steps 1, 2, was a steps 1, 2, was	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used ep 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1. rould reduce the execution time of all instructions by one clock. <b>MODEL WITH A SLOWER MEMORY</b> memory always took a fixed number of clock times, we could e read and write steps accordingly. Say that we could connect s to ADIN and put a 1 on <b>read</b> at one clock times, and the f that location would be on DATA two clock times later. Then, 3, and 4 might be rewritten	[SP 9, 10, 11; Ex 10, 11, 12,
the only reacted by the only reacted by the bus. State being This was a state being This was a state being This was a state being the address contents of steps 1, 2, 1.	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used the p 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1. rould reduce the execution time of all instructions by one clock. <b>MODEL WITH A SLOWER MEMORY</b> a memory always took a fixed number of clock times, we could the read and write steps accordingly. Say that we could connect ts to ADIN and put a 1 on <b>read</b> at one clock times, and the f that location would be on DATA two clock times later. Then, 3, and 4 might be rewritten AD = PC; read = 1.	[SP 9, 10, 11; Ex 10, 11, 12,
the only reacted by the only reacted by the bus. State being This was a state being This was a state being the address of the address of the steps 1, 2, was a steps 1, 2, was	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used ep 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1. rould reduce the execution time of all instructions by one clock. <b>MODEL WITH A SLOWER MEMORY</b> memory always took a fixed number of clock times, we could e read and write steps accordingly. Say that we could connect s to ADIN and put a 1 on <b>read</b> at one clock times, and the f that location would be on DATA two clock times later. Then, 3, and 4 might be rewritten	[SP 9, 10, 11; Ex 10, 11, 12,
irom CPUE Steps the only reather bus. St data being This w <b>10.4</b> If the main modify the the address contents of steps 1, 2, 1. 2.	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used the p 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1. rould reduce the execution time of all instructions by one clock. <b>MODEL WITH A SLOWER MEMORY</b> a memory always took a fixed number of clock times, we could the read and write steps accordingly. Say that we could connect s to ADIN and put a 1 on <b>read</b> at one clock times, and the f that location would be on DATA two clock times later. Then, 3, and 4 might be rewritten AD = PC; read = 1. $PC \leftarrow INC[PC];$	[SP 9, 10, 11; Ex 10, 11, 12,
the only reacted by the only reacted by the bus. State being This were the bus. This were the main modify the the address contents of steps 1, 2, 1. 2. 3.	BUS, there would be a multiplexer on the input to PC.) 4 and 14 could then be made undelayed (or 4, 15, and 16), since ason that they are delayed is that the incrementing of PC used ep 2 cannot be made undelayed, because the branch uses the loaded into IR at step 1. rould reduce the execution time of all instructions by one clock. <b>MODEL WITH A SLOWER MEMORY</b> a memory always took a fixed number of clock times, we could the read and write steps accordingly. Say that we could connect s to ADIN and put a 1 on <b>read</b> at one clock times, and the f that location would be on DATA two clock times later. Then, 3, and 4 might be rewritten AD = PC; <b>read</b> = 1. $PC \leftarrow INC[PC]$ ; $IR \leftarrow DATA$ . $next$ : 60 ( $IR_0$ ), 5. (else).	[SP 9, 10, 11; Ex 10, 11, 12,

Of course, the remaining steps would need to be renumbered. This only adds one clock time, since now PC can be incremented during the read 2 process. 3 4

Steps 13 and 14 would now become

AD = PC; read = 1.13. 14.  $PC \leftarrow INC[PC]$ . 14a. EA  $\leftarrow$  DATA; next/IR<sub>13:15</sub>: 18, 15, 1, 1, 16, 1, 1, 1. 5

6

8

9

1

2 3

4

5

6 7

8

9

20

1 2

3

4

5

6 7

8

9 30

1

2

3

4

5

6

7 8

9

40

1 2

3

4

5

10

again, adding one clock time.

The write at step 29 would become

29. ADIN = EA; DATA = WORK; write = 1. 29a. . 29b. next: 1.

The other steps involving memory (for *Call*, *Return*, *Push*, and *Pop*) would also have to be rewritten.

If memory required that the address and **read** be kept 1 for all three clock times, that would not change the timing. Steps 1 to 3 would become

1. AD = PC; read = 1. 2. AD = PC; read = 1; PC  $\leftarrow$  INC[PC]; AD = PC; read = 1; IR  $\leftarrow$  DATA. 3.

If write also required the signals to remain, then step 29 would become

ADIN = EA; DATA = WORK; write = 1. 29. 29a. ADIN = EA; DATA = WORK; write = 1. 29b. ADIN = EA; DATA = WORK; write = 1; next: 1.

If the amount of time for a read and write of memory were variable (possibly depending on memory being used by another component), there would need to be a signal from memory, such a **memready**. If we must hold the inputs to memory until there is an answer, then step 1 is replaced by

AD = PC; read = 1;1. next: 2 (memready), 1 (else). (2.) IR  $\leftarrow$  DATA.

PC cannot be loaded until the next clock time. If the memory inputs were only required during the first clock period, we could replace steps 1 by

```
2
3
4
5
6
7
8
9
10
1
2
```

3

4

5 6-**---**

5

6

7

8

9

30

1

2

3

4

5

6

7

8

9

40

1

2

3

4

5

1

```
AD = PC; read = 1;
   1.
          next: 4 (memready), 3 (else).
   (2.)
   3.
          next: 2.
   4.
          IR ← DATA.
For these two cases, the write at step 29 would become
          ADIN = EA; DATA = WORK; write = 1;
   29.
          next: 1 (memready), 29 (else).
or
   29.
          ADIN = EA; DATA = WORK; write = 1.
   (29a.) next: 1 (memready), 29b (else).
   29b.
          next: 29a.
```


## **10.5** A MICROPROGRAMMED CONTROLLER

In this section, we will examine the ideas behind the design of microprogrammed controllers. Such a controller replaces the sequential circuit of a hard-wired controller by a small amount of control logic and a special memory in which a representation of the control sequence (the DDL) is stored. The steps of that sequence (the microinstructions) are fetched and executed by the control logic.

ASIDE: A computer with a microprogrammed controller has two distinct memories: the main memory of the computer in which instruction and data are stored, and the special memory, often referred to as the control store, where the representation of the control sequence is stored. These memories are independent and are typically different sizes. The control store is often a Read-Only Memory (ROM), since the control sequence that is stored in it rarely, if ever, changes.

The block diagram of Figure 10.6 shows the basic structure of a microprogrammed controller and its connections to the rest of the machine. Those connections are identical for both the hard-wired and microprogrammed controller. It is only the structure of the inside of the controller box that has changed.

The MAR contains the location in the control store of the current microinstruction (the one that is being executed during this clock period). The output of the ROM is a set of lines containing that microinstruction. As each instruction is executed, the *next address logic* produces the address of the next microinstruction (DDL step). Often, that logic just performs incrementation. For data transfers and connections, the *decode logic* produces the appropriate control signals for the rest of the machine. The sequencer is a very small hard-wired controller that controls the fetching and sequencing of the microinstructions from the control store.



It contains only one (or at most two or three) flip flops. The decode logic, 3 which produces the signals to the rest of the machine, depends only on 4 what data transfers and connections are required. The next address logic 5 is based on the branch conditions in the DDL steps. Both logic blocks are 6 fairly simple. Neither depends on the details of the control sequence. 7 That sequence is stored (in coded form) in the ROM. One advantage of 8 microprogramming is that the controller logic is simpler than for the 9 hard-wired version. The largest part of the controller is the control store. 30 But that can be implemented using a rather inexpensive off-the-shelf 1 2 ROM. The hard-wired controller for a large computer consists of an irregular collection of flip flops and gates, which must be fabricated 3 from scratch for each new controller. 4

Another advantage of microprogramming becomes apparent when 5 the designer wishes to make a modification in the control sequence. This 6 may occur because of an error in the original version or because a new or 7 modified instruction is being introduced. We must then rewrite a portion 8 of the DDL sequence. If this has been implemented in a hard-wired 9 controller, then the logic must be changed and a new sequencer fabri-40 cated. If the sequencer was implemented on a VLSI chip, the old chip is 1 now useless and a new one must be produced. On the other hand, in a 2 microprogrammed controller, the modifications are usually easier. If, as 3 is usually the case, the data movements and branch conditions required 4 for this change were already implemented (either because they were 5

#### 560

needed for some other instruction or because the hardware designer provided extra features for possible later expansion), then no hardware modifications need be made. All that must be done is that a new sequence must be loaded into the control store. ROM programmers allow that to be done quickly and inexpensively.

The major disadvantage of microprogramming is speed. A micro-programmed machine is usually slower than a hard-wired one. This is partly a result of the limitations of how much can be stored in a single word in the control store. Whereas a DDL step can contain an unlimited number of data transfers and connections, as well as a multiway branch and conditional data transfers, it is not practical to allow for all of these possibilities in the coding of microinstructions. Thus, some DDL steps will result in two or more steps in a microprogrammed implementation. A second factor is that each step must be obtained from memory; that takes a clock time. Those steps that are undelayed in a hard-wired implementation do require a clock time in a microprogrammed machine. 

## 10.6 SOLVED PROBLEMS

20 1 2 3 4 5	<ol> <li>We have two new address types in MODEL         <ol> <li>Page zero indirect</li> <li>Indexed, where IR<sub>26:31</sub> specify which register is used as an index register. The contents of the second word is added to the index register.</li> </ol> </li> </ol>
6 7 8 9 30 1 2 3 4 5 6 7	Specify what happens on an instruction that loads REG <sup>5</sup> using the following values: This instruction is at location 10000000 The second word of the instruction (if any) is 12345678 Bits 16 to 31 of this instruction word are 9ABC REG <sup>4</sup> = FFEE0000 REG <sup>3C</sup> = 22446688 M[00009ABC] = 12345678 M[12345678] = FDECBA98 M[3478BD00] = 11223344
8 9 40 1 2 3 4 5	<ul> <li>a. REG<sup>5</sup> ← FDECBA98 PC ← 12341235 The Page zero address (00009ABC) contains the address of the data to be loaded.</li> <li>b. Address = 22446688 + 12345678 = 3478BD00 REG<sup>5</sup> ← 11223344 PC ← 12341236 The index register is specified by the last 6 bits of the first instruction word (11 1100<sub>2</sub> = 3C<sub>16</sub>)</li> </ul>

<ul> <li>2. We have an instruction to store REG<sup>4</sup> at the location specified by the address field. Assume the values of Solved Problem 1. What registers and memory locations are changed for each of the address types?</li> <li>a. Register</li> <li>b. Register indirect</li> <li>c. Page zero</li> <li>d. Relative</li> <li>e. Direct</li> <li>f. Indirect</li> <li>g. Immediate</li> </ul>	
<ul> <li>a. Register REG<sup>3C</sup> ← FFEE0000 PC ← 10000001</li> <li>b. Register indirect M[22446688] ← FFEE0000 PC ← 10000001</li> <li>c. Page zero M[00009ABC] ← FFEE0000 PC ← 1000000</li> <li>d. Relative EA = 10000000 + 1 + FFFF9ABC = 0FFF9ABD M[0FFF9ABD] ← FFEE0000 PC ← 10000001</li> <li>e. Direct M[12345678] ← FFEE0000 PC ← 10000002</li> <li>f. Indirect M[FDECBA98] ← FFEE0000 PC ← 10000002</li> <li>g. Immediate PC ← 10000001 (This is treated as a no-op sind Immediate is not allowed for stores.)</li> </ul>	•
3. For each of the following instructions, what registers, flag bits, and memory locations are changed for each of the address types? Assume the following initial values for each instruction: This instruction is at location 10000000 z = 0 $n = 1$ $c = 1$ $v = 0REG5 = 12345678REG12 = 22446688REG63 = 88888888M[00009ABC] = EDCBA988M[12345678] = 2468ACE0M[20001000] = 7E110000M[7E110000] = 345678FFM[8888887] = 00112233M[8888888] = 11223344M[8888888] = 22334455a. STO REG12, (REG5)b. PSH REG5$	

c. POP REG <sup>5</sup>					
<b>d.</b> ADD REG <sup>5</sup> , 20001000					
<b>e.</b> ADC REG <sup>5</sup> , 20001000					
<b>f.</b> ADD $\operatorname{REG}^5$ , z9ABC					
<b>g.</b> SUB $\operatorname{REG}^5$ , $\operatorname{REG}^{63}$					
<b>h.</b> CMP REG <sup>12</sup> , 88888888					
i. INC 00009ABC					
j. NOT REG <sup>12</sup>					
<b>k.</b> AND $\text{REG}^5$ , (20001000)					
<b>I.</b> ASR 3, $\text{REG}^{63}$					
m. ASR 5, 20001000					
<b>n.</b> ROR 8, (REG <sup>5</sup> )					
<b>o.</b> JMP (REG <sup>5</sup> )					
<b>p.</b> JM4 (REG <sup>5</sup> )					
<b>q.</b> JM5 12341234					
<b>r.</b> CLL (REG <sup>5</sup> )					
s. RTS					
M[12345678] $\leftarrow$ 22446688 PC $\leftarrow$ 10000001 <b>b.</b> M[88888888] $\leftarrow$ 12345678 REG <sup>63</sup> $\leftarrow$ 88888887 PC $\leftarrow$ 10000001 <b>c.</b> REG <sup>63</sup> $\leftarrow$ 88888889 REG <sup>5</sup> $\leftarrow$ 22334455 $z \leftarrow 0$ $n \leftarrow 0$					
PC ← 10000001 <b>d.</b> 12345678					
7E110000					
90455678					
$\operatorname{REG}^5 \leftarrow 90455678  z \leftarrow 0  n \leftarrow 1  c \leftarrow 0  v \leftarrow 1$					
PC ← 10000002					
Note that there is signed number overflow since both operands begin with a 0 (binary) but the result begins with a 1.					
<b>e.</b> REG <sup>5</sup> $\leftarrow$ 90455679 $z \leftarrow 0$ $n \leftarrow 1$ $c \leftarrow 0$ $v \leftarrow 1$ PC $\leftarrow$ 10000002					
<b>f.</b> 12345678					
EDCBA988					
$(1) \overline{00000000}$					
$\operatorname{REG}^{5} \leftarrow 1234\operatorname{F134}  z \leftarrow 1  n \leftarrow 0  c \leftarrow 1  v \leftarrow 0$					
PC ← 10000001					

g. 2 12345678 3 77777777 4 89ABCDF0 5  $\text{REG}^5 \leftarrow 89\text{ABCDF0} \quad z \leftarrow 0 \quad n \leftarrow 1 \quad c \leftarrow 0 \quad v \leftarrow 1$ 6 PC ← 10000001 7 h. 1 8 9 22446688 EEDDCCBB (Bit-by-bit complement of 11223344) 1 (1) 11223344 2  $z \leftarrow 0$   $n \leftarrow 0$   $c \leftarrow 1$   $v \leftarrow 0$  PC  $\leftarrow 10000002$ 3 REG<sup>12</sup> is not changed. 4 5 i. M[00009ABC]  $\leftarrow$  EDCBA989 PC  $\leftarrow$  10000002  $z \leftarrow 0$ 6  $n \leftarrow 1$ 7 Note that this uses direct addressing and requires a 2-word 8 instruction. We could achieve the same result using Page zero 0 addressing as in part (k). 20 **i.** REG<sup>12</sup>  $\leftarrow$  DDBB9977  $z \leftarrow 0$  $PC \leftarrow 10000001$ 1 k. 12345678 AND 345678FF 2  $\operatorname{REG}^5 \leftarrow 10145078 \quad z \leftarrow 0 \quad n \leftarrow 0$ 3 PC ← 10000002 **l.** REG<sup>63</sup>  $\leftarrow$  111111111  $z \leftarrow 0$ 4 PC ← 10000001 5 **m.** M[20001000]  $\leftarrow$  03F08800  $z \leftarrow 0$  PC  $\leftarrow$  10000002 6 **n.** M[12345678]  $\leftarrow$  E02468AC  $z \leftarrow 0$ PC ← 10000001 7 **o.** PC ← 12345678 8 **p.** PC  $\leftarrow$  12345678 (since c = 1) 9 **q.** PC  $\leftarrow$  10000002 (since c = 0) 30 1 It does not jump but likely reads the second word. 2 **r.** PC ← 12345678 M[88888888] ← 10000001 3  $REG^{63} \leftarrow 88888887$ 4 5 s. REG<sup>63</sup>  $\leftarrow$  88888889 PC ← 22334455 6 **4.** For each part, a set of consecutive instructions are executed. 7 Use the initial values of Solved Problem 3. Indicate what 8 changes are made at the end of each set. 0 40 a. ADD REG<sup>12</sup>, z9ABC ADC REG<sup>5</sup>, 7E110000 2 **b.** PSH  $REG^5$ 3 PSH REG<sup>12</sup> 4 POP REG<sup>1</sup> 5

10

1

#### 564

<b>c.</b> CLL 2000000
RTS
<b>a.</b> First instruction 22446688 <u>EDCBA988</u> (1) 10101010 $\rightarrow$ REG <sup>12</sup> $z \leftarrow 0$ $n \leftarrow 0$ $c \leftarrow 1$ $v \leftarrow 0$ Second instruction 1 12345678 <u>345678FF</u> 468ACF78 REG <sup>12</sup> $\leftarrow$ 10101010 REG <sup>5</sup> $\leftarrow$ 468ACF78 PC $\leftarrow$ 10000003 $z \leftarrow 0$ $n \leftarrow 0$ $c \leftarrow 0$ $v \leftarrow 0$
b. First instruction $M[88888888] \leftarrow 12345678$ REG <sup>63</sup> $\leftarrow 88888887$ Second instruction $M[88888887] \leftarrow 22446688$ REG <sup>63</sup> $\leftarrow 88888886$ Third instruction REG <sup>63</sup> $\leftarrow 8888887$ REG <sup>1</sup> $\leftarrow 22446688$ $z \leftarrow 0$ $n \leftarrow 0$ Note that M[8888887] still has 22446688. c. First instruction PC $\leftarrow 2000000$ M[88888888] $\leftarrow 10000002$ REG <sup>63</sup> $\leftarrow 8888887$ Second instruction PC $\leftarrow 1000002$ REG <sup>63</sup> $\leftarrow 88888888$ Note that M[88888888] still has 1000002.
<b>5.</b> In Solved Problem 1, we discussed two additional address types. Show the changes in the DDL needed to implement these if Page zero indirect is coded 0101 and Indexed is coded 1010.
4. next/IR <sub>13:15</sub> : 5, 1, 6, 1, 1, 7, 10, 11.
Page Zero Indirect
7. EA ← 0000, IR <sub>16:31</sub> .
8. AD = EA; read = 1; EA $\leftarrow$ DATA;
next: 18.

Indexed 14.  $PC \leftarrow INC[PC];$ next/IR<sub>13:15</sub>: 18, 15, 17, 1, 16, 1, 1, 1.  $EA \leftarrow ADD_{1:32}[REG/IR_{26:31}; EA; 0].$ 17. This assumes that the EA register is connected to INA, which was not the case in Figure 10.3. Otherwise, we would need to move EA to WORK first. 17. WORK ← EA 17a. EA  $\leftarrow$  ADD<sub>1:32</sub> [REG/IR<sub>26:31</sub>; WORK; 0]; next: 18. 6. Another possible addressing mode is indirect with auto-predecrementing. Assume the branch at step 14 goes to step 17. WORK ← DEC[EA]. 17. 17a. AD = EA; DATA = WORK; write = 1. 17b. EA  $\leftarrow$  WORK; next: 18. Note that we must preserve the second word of the instruction to store the decremented address there. Thus, the effective address is not loaded into EA until the last step. 7. We wish to add a new addressing type—multilevel indirect addressing. When an indirect address is fetched, the first bit is an indicator of whether that is the effective address or is still indirect. In this mode, all indirect addresses begin with the same bit as the address in the instruction. The branch at step 14 will branch to step 90 for this address type. 90. AD = EA; read = 1;  $EA_{1:31} \leftarrow DATA_{1:31}$ ; next: 91  $(DATA_{\circ})$ , 18 (else). Step 90 will be executed repeatedly until the first bit of the address being read is 0. This could result in an endless loop. To prevent that, some machines count how many times it loops, and terminate this after a fixed number of levels of indirection. 90. WORK ← 0000000. 91. AD = EA; read = 1;  $EA_{1:31} \leftarrow DATA_{1:31}$ ; next: 92 (DATA\_), 18 (else). WORK ← INC [WORK]; 92.

2

3

4

5

6 7

8

9

2

3

4 5

6

7 8

9

12

3

4

5

6 7

8

9 30

1

2

3

4

5 6

7

8

9

40

12

3

4

5

20

10 1

		(else).			
On the 15th pass through the loop, WORK contains 0000000E and the right 4 bits of the incrementer output are all 1's, terminating the instruction (treating it as a no-op).					
8.	8. Design an instruction to multiply two unsigned numbers and store the result (or the 32 less significant bits) in the register from which the first operand comes. We will need to add two registers to implement this. The instruction sets the c flag if the answer does not fit into 1 word, and the z flag.				
We initialize by setting a new 5-bit register, COUNT, to 0, putting one operand (the multiplier) in WORK, and putting the other (the multiplicand) in the new 32-bit register, WORK2. The partial product is stored in the register from which one operand came, which is also initialized to 0.					
	100.	WORK2 ← REG/IR <sub>6:11</sub> .			
		$\operatorname{REG}/\operatorname{IR}_{6:11} \leftarrow 00000000; \operatorname{COUNT} \leftarrow 00;$ $\mathbf{c} \leftarrow 0.$			
	102.	WORK $\leftarrow$ 0, WORK <sub>0:30</sub> ; next: 104 (WORK <sub>31</sub> '), 103 (else).			
	103.	<pre>REG/IR<sub>6:11</sub> ← ADD<sub>1:32</sub> [REG/IR<sub>6:11</sub>; WORK2; 0];</pre>			
		$\mathbf{z} \leftarrow (OR[CPUBUS])'; \mathbf{c} \leftarrow \mathbf{c} + ADD_0[REG/IR_{6:11}; WORK2; 0].$			
	104.	COUNT ← INC[COUNT]; next: 105 (OR[COUNT]), 1 (else).			
	105.	WORK2 $\leftarrow$ WORK2 <sub>1:31</sub> , 0; next: 102.			
If the right bit of the multiplier is 1, we add the multiplicand the partial product, shifting the multiplier one place to the rig (Each time we come back to step 103, we will look at anothe bit of the multiplier.) COUNT keeps track of the number of 1 (32). After adding, the multiplicand is shifted to the left (as y do in multiplication by hand). If there is a carry out of the ad at any stage, the c bit is set and remains set. Note that if ther overflow, we only get the lower 32 bits of the answer.					
9.	addition. T pair, specif	design a new instruction to perform double-precision he first operand and the result come from a register fied by the first 5 bits of the RN field. The low-order number is stored in the odd register (register number ), and the high-order half is in the even register. The			

next: 1 (AND[CPUBUS<sub>28:31</sub>]), 91

other operand comes from two consecutive memory locations, where the low-order part comes from the location specified by EA and the high-order part comes from the previous location. (Register and Immediate addressing is not allowed.) Step 20 branches to step 100 for this instruction.

2

3

4

5 6

7

8

9 10

1

2

3

4

5

6 7

8

9

20

1

2 3


4

5

(100.) **c**, REG/(IR<sub>6:10</sub>, 1)  $\leftarrow$ ADD[REG/(IR<sub>6:10</sub>, 1); WORK; 0];  $\mathbf{z} \leftarrow (OR[CPUBUS])'.$ 101. EA  $\leftarrow$  DEC[EA]. 102. AD = EA; **read** = 1; WORK  $\leftarrow$  DATA. 103. **c**, REG/(IR<sub>6:10</sub>, 0)  $\leftarrow$  ADD[REG/(IR<sub>6:10</sub>, **c**); WORK; 0];  $\mathbf{z} \leftarrow \mathbf{z} \cdot (OR[CPUBUS])'; \mathbf{n} \leftarrow CPUBUS_0;$   $\mathbf{v} \leftarrow INA_0 \cdot INB_0 \cdot CPUBUS_0' + INA_0' \cdot INB_0' \cdot CPUBUS_0;$ next: 1.

The carry from the first addition is used to make the second one an add with carry. The z flag is set only if both halves of the answer is 0. The n and v flags are determined by the most significant bit.

**10.** Using the controller design from Appendix A, show a block diagram of the hard-wired controller to implement the STO instruction.



The flip flop and the decoder of step 20 are shown first. Steps 26 and 27 are undelayed, and thus there is no flip flop there. On completion of this instruction, the controller returns to step 1.							
• Compare the speed of double-precision addition, assuming direct addressing, for an ADD instruction followed by ADC with the double-precision instruction designed in Solved Problem 9.							
ADD: 6 ADC: 6 Total: 12 (from Table 10.2)							
In the new instruction, step 100 is undelayed, and thus it would take 9 clocks (1, 2, 13, 14, 18, 20, 101, 102, 103). If we had a special incrementer for EA (that does not use the bus), step 101 could also be undelayed, reducing the time to 8.							
<b>12.</b> Design a small computer with the following instruction format:							
0 22 45 67 21							
0 23 45 67 31							
OP RN AT Address							
There are four addressing types 00 Direct							
<ul><li>01 Immediate (sign-extended)</li><li>10 Relative to this instruction</li></ul>							
<ul><li>11 Indirect (up to three levels)</li><li>Bit 0 of the address word indicates direct (0) or indirect (1). After three levels, bit 0 is ignored.</li></ul>							
The operations are							
000 Load							
001 Increment (RN ignored)							
010 Add							
011 Subtract							
100 Jump unconditional (RN ignored)							
101 Jump conditional—only allows relative addressing							
Based on number in register with condition specified by AT							
00 = 0							
01 > 0							

# FIRST PAGES

 $10 \neq 0$ 

11 < 02 110 Store 3 111 not used in this problem 4 5 Write a complete DDL description of a hard-wired controller for 6 this machine. Do not worry about unused or illegal combina-7 tions. Annotate your DDL. Make it run as fast as possible by 8 making steps undelayed. 9 The first step here is 10 1 1. ADIN = PC; read = 1; IR  $\leftarrow$  DATA. 2 There is one adder for all addition, subtraction, and incre-3 menting, as in MODEL. It has two 32-bit inputs and a carry-in. 4 There is only a 32-bit output (no need for the carry-out). 5 Show a table indicating the execution time for each instruc-6 tion and each addressing type. 7 8 SYSTEM NAME: NEW COMPUTER 9 FLIP FLOPS: PC[0:24], IR[0:31], 20 W[0:31], R[0:3; 0:31]. 1 COMMUNICATION BUSES: DATA[0:31], 2 3 ADIN[0:24]. 4 INTERNAL BUSES: CPUBUS[0:31], 5 INA[0:31], INB[0:31]. 6 OUTPUT LINES: read, write. 7 ADIN = PC; read = 1; IR ← DATA. 1. 8 9 2. next: 5  $(IR_0 \cdot IR_1' \cdot IR_2)$ , 3 (else). 30 (3.)next/IR<sub>5.6</sub>: 10, 4, 5, 6. 1 2 Immediate 3  $(4.) IR_{7}': W \leftarrow 00, IR_{7:31};$ 4 5  $IR_7: W \leftarrow 7F, IR_{7\cdot31};$ 6 next: 12. 7 8 Relative 9 (5.) IR<sub>7:31</sub>  $\leftarrow$  ADD<sub>7:31</sub> [IR; 0<sup>7</sup>, PC; 0]; 40 next: 10. 1 2 3 4 5

```
Indirect
                 (6.) ADIN = IR_{7\cdot31}; read = 1; IR_{7\cdot31} \leftarrow
                       DATA<sub>7:31</sub>;
                      next: 7 (CPUBUS_0), 10 (else).
                 7. ADIN = IR_{7:31}; read = 1; IR_{7:31} \leftarrow
                      DATA_{7:31};
                      next: 8 (CPUBUS<sub>0</sub>), 10 (else).
                 8. ADIN = IR_{7:31}; read = 1; IR_{7:31} \leftarrow
10
                       DATA<sub>7:31</sub>;
                      next: 10.
    Data Fetch?
                 (10.) next: 12 (IR_0), 11 (else).
                 11. ADIN = IR_{7:31}; read = 1;
                       W ← DATA.
20
    Decode
                 12. PC \leftarrow ADD [1<sup>32</sup>; 0<sup>7</sup>, PC; 0];
                       next/IR<sub>0:2</sub>: 15, 16, 18, 19, 20, 21,
                       26, 1.
     Load
                 15. R/IR_{3:4} \leftarrow W;
                      next: 1.
30
     Increment
                 16. W \leftarrow ADD[1^{32}; W; 0]
                 17. ADIN = IR_{7:31}; DATA = W; write = 1;
                       next: 1.
     Add
             18. R/IR_{3:4} \leftarrow ADD[R/IR_{3:4}; W; 0];
40
                      next: 1.
```

```
19. R/IR<sub>3:4</sub> ← ADD[R/IR<sub>3:4</sub>; W'; 1];
next: 1.
```

#### Jump

```
20. PC ← IR<sub>7:31</sub>;
next: 1.
```

#### Jump Conditional

```
21. CPUBUS = R/IR<sub>3:4</sub>;
next/IR<sub>5:6</sub>: 22, 23, 24, 25.
(22.) next: 1 (OR[CPUBUS]), 20 (else).
(23.) next: 20 (CPUBUS<sub>0</sub>' ·
OR[CPUBUS]), 1 (else).
(24.) next: 20 (OR[CPUBUS]), 1 (else).
(25.) next: 20 (CPUBUS<sub>0</sub>), 1 (else).
```


#### Store

26. ADIN = IR<sub>7:31</sub>; DATA = R/IR<sub>3:4</sub>; write = 1; next: 1.

#### END DESCRIPTION

Note that we did not increment the Program Counter until after the addressing, since relative addressing is based on the address of the current instruction (not the next, as in MODEL).

The following graph shows the sequence of steps. The first step of the execution phase cannot be undelayed, since the decode step uses the bus while incrementing the PC.





در 10 ای ر	.7 EXERCISES
1.	For the following values (in MODEL):
	This instruction is at location 76543210 The second word of the instruction (if any) is 22223333 Bits 16 to 31 of this instruction word are 4547 REG <sup>1</sup> = 79864322 REG <sup>2</sup> = 12341234 REG <sup>7</sup> = FFFFFF00 M[0000001] = 22222222 M[00004547] = 23423423 M[22223333] = 00000001 M[76547758] = 11223300 M[FFFFFF00] = 10101010
	Show what registers are changed for each of the addressing types and each of these instructions (including the PC, but not the flag bits):
	i. Load REG <sup>1</sup>
	*ii. Add to REG <sup>2</sup>
	<ul> <li>a. Register</li> <li>b. Register Indirect</li> <li>c. Page zero</li> <li>d. Relative</li> <li>e. Direct</li> <li>f. Indirect</li> <li>g. Immediate</li> </ul>
2.	For each of the following instructions, what registers, flag bits, and memory locations are changed for each of the address types? Assume the following initial values for each instruction:
	PC = 11111111 z = 1 $n = 1$ $c = 1$ $v = 1REG1 = 12345678REG2 = FFFFFFFFREG3 = 87654321REG3F = FFFFFFF0M[00001234] = 00000010M[10000000] = 91110000$

1	M[12345678] = 2468	SACE0						
2	M[2468ACE0] = 3456789A							
3	M[FFFFFEF] = 001							
4 5	M[FFFFFF] = 112							
6	M[FFFFFF1] = 223							
7								
8	a. i. STO $\operatorname{REG}^2$ ,							
9	ii. STO REG <sup>1</sup> ,							
10	iii. STO REG <sup>3</sup> ,							
1	iv. STO REG <sup>2</sup> ,	REG <sup>3</sup>						
2 3	v. LOD REG <sup>2</sup> ,	REG <sup>3</sup>						
4	b. i. $PSH REG^1$							
5	ii. POP REG <sup>1</sup>							
6	c. i. $ADD REG^1$ ,							
7	ii. ADD REG <sup>2</sup> ,	REG <sup>1</sup>						
8	iii. ADD REG <sup>1</sup> ,	#34565432						
9 20	iv. ADD REG <sup>1</sup> ,	10000000						
1	v. ADD REG <sup>3</sup> ,	10000000						
2	d. i. $ADC REG^2$ ,	(REG <sup>3F</sup> )						
3	ii. ADC REG <sup>2</sup> ,							
4	iii. ADC REG <sup>2</sup> ,	#FFFFFFFF						
5	e. i. SUB $\operatorname{REG}^2$ ,	00001234						
6 7	ii. SUB REG <sup>1</sup> ,	REG <sup>2</sup>						
8	f. i. $CMP REG^3$ ,	2468ACE0						
9	ii. CMP REG <sup>3</sup> ,	#87654321						
30	iii. CMP REG <sup>3</sup> ,	REG <sup>2</sup>						
1	g. i. INC 100000	00						
2 3	ii. INC REG <sup>2</sup>							
3 4	iii. INC (REG <sup>1</sup> )							
5	h. i. NOT REG <sup>1</sup>							
6	ii. NOT (12345	*						
7	i. i. AND REG <sup>1</sup> ,							
8	ii. AND REG <sup>3</sup> ,							
9 40		(FFFFFF1)						
40 1	j. i. ASR 3, REC							
2	ii. ASR 5, 1000							
3	iii. ASR 5, (RE							
4	k. i. ROR 8, (RE							
5	ii. ROR 31, RF	G <sup>3</sup>						

1.	i. JMP (REG <sup>3</sup> )
	ii. JMP z4567
i	iii. JM6 z4567
i	iv. JM7 z4567
m.	i. CLL (REG <sup>1</sup> )
	ii. CL4 22223333
n. F	RTS
3 For	each part, a set of consecutive instructions are executed.
	the initial values of Exercise 2. Indicate what changes are
	le at the end of each set.
9	ADD REG <sup>1</sup> , REG <sup>7</sup>
a.	ADD REG , REG ADC REG <sup>2</sup> , #00004567
±1	
^b.	PSH REG <sup>1</sup>
	PSH REG <sup>2</sup>
	POP REG <sup>3</sup>
	PSH REG <sup>1</sup>
	POP REG <sup>4</sup>
	POP REG <sup>5</sup>
	POP REG <sup>6</sup>
с.	CLL 1000000
	PSH REG <sup>2</sup>
	POP REG <sup>6</sup>
	RTS
4 Mo	dify the DDL of MODEL to add two new addressing types:
	des 1010 and 1011:
	Indirect, then indexed by the register specified by $IR_{26:31}$
	Indexed by the register specified by $IR_{26:31}$ , then indirect
	sign a different version of multiple indirect from the one in ved Problem 7. The address will be Page zero and all indi-
	addresses will also be Page zero.
	-
	ved Problem 8 only provides a 32-bit product. Modify the
	ign so that it will produce a 64-bit product, storing the wer in a register pair. (See Solved Problem 9.) Only the <b>z</b> bit
	uld be changed.
	-
	Revise the solution to Solved Problem 9 to allow the second
	operand to come from a register pair.
	Also, allow the second operand to be immediate. In the case of ow-order half stored in the second word.
1	

1	8.	*a. We wish to provide several double-precision instructions.
2		They work on data from a register pair and from another
3		register pair, memory, or immediate (as described in Exer-
4 5		cise 7b). Revise steps 1 to 18 to, for double-precision, fetch the data specified by the address field into WORK for the
6		least significant part and into WORK2 for the most significant
7		half. Assume that only such instructions have a 1 in bit 2
8		$(IR_2)$ of the op-code. (It is still to work as before for single-
9		precision, $IR_2 = 0.)$
10		b. Redo Solved Problem 9 to accommodate this change.
1 2 3 4	9.	Show the DDL for an instruction to count the number of 1's in the word specified by the address field, storing the answer in the register specified by RN.
5	10.	Using the controller design from Appendix A, show a block
6		diagram of the hard-wired controller to implement the shifts and
7		rotates (starting at step 43), assuming the decoder at step 20
8 9		reaches step 43.
20	11.	Consider the multiplication instruction of Solved Problem 8.
1		a. How long does the execution take, as a function of the number
2		of 1's in the multiplier, <i>n</i> ?
3		b. If registers could be cleared without using the bus and
4		COUNT could be incremented without using the bus, what
5 6		steps could be undelayed? How much improvement in speed would result?
7		c. Add a branch that quits the loop once the multiplier reaches 0.
8 9		d. Compare the speed of the three approaches for a multiplier of
30		0000 0000 0001 1010 0001 0011 0001 1000
1	*12.	You are designing parts of a computer with a memory of $2^{25}$
2		20-bit words. Instructions require 1, 2, or 3 words depending
3		on the address modes. There is a bus structure similar to that of
4 5		MODEL. Memory signals are the same as in MODEL, <b>but</b>
6		reads and writes take two clocks. The first two steps of the DDL are
7		
8		1. ADIN = PC; read = 1 ; $\leftarrow$ ADD25[1 <sup>25</sup> ;
9		PC].
40		2. IR $\leftarrow$ DATA.
1		
2 3		<i>Note:</i> There are two adders: a 25-bit adder (with no carry-in or carry-out) for addresses (as used in step 1), and a 20-bit adder
4		with carry-in and carry-out for all arithmetic. There are thirty-
5		two 20-bit registers.

The first word of the instruction has the following format:						
0	3	4 11	12 19			
	OP	AD1	AD2			

8

9

2

3

4

5

10 1

Some instructions (OP beginning with 0) have two addresses; others have only 1 (using only AD1 for address computation).

The following address types are available. Those beginning with a 0 are complete in the AD field; those beginning with a 1 require an extra word. If both addresses require a second word, the word associated with AD2 comes first.

the word associated with AD2 comes first.					
000xxx	000xxxxx Register Addressing				
001xxx	001xxxxx Register indirect (Page zero)				
010xxx	010xxxxx Register indirect with auto-pre-decrementing, where				
	xxxxx represents a register number	2,	6 7		
100xxx	100xxxxx Direct, where xxxxx are the first 5 bits of the address				
101xxx	xx Indirect, where xxxxx are the first 5 bit	ts of the	20		
	address and the indirect address		1		
110xxx	xx AD1: Relative (second word sign-exten	nded)	23		
	AD2: Immediate (three words)				
111xxx	xx unused		45		
The following are the instructions included in the problem (with					
flags af	fected shown):		78		
0000	Add	<i>z</i> , <i>s</i>	9		
0001	Add double-precision	<i>z</i> , <i>s</i>	30		
0010	Subtract	<i>z</i> , <i>s</i>	1		
0011	Subtract double-precision*	<i>z</i> , <i>s</i>	2		
0100	Compare	<i>z</i> , <i>s</i>	34		
0101	AND	Z,, S	5		
0110	Move (from AD2 to AD1)	Z,, S	6		
0111	Move block of 16 words, not for register immediate addressing	or	7 8		
1000	Increment	<i>z</i> , <i>s</i>	9		
			40		
			1		
			2		

\*For double-precision, the low-order half is at an even address or register number, and the high-order half is at an odd address or register number. We will assume that the programmer always enters an even address.

1001	Decrement		Ζ, <i>S</i>		
1010			conditional); return address fied by right 5 bits of AD2		
1011		-	fied by right 3 bits of AD2		
	0XX	unconditio	onal		
	100	z			
	101	<i>z</i> ′			
	110	S			
	111	<i>s'</i>			
tha pos b. Pro	t only legal instructions to the second structure to make it ru	ctions occur in reasonab	e machine. You may assume r. Make steps undelayed whe oly fast. <b>Annotate your DDL</b> or all the instructions and all	ere	
13. Design a computer with 128 Mwords of memory that operates on data of 32 and 64 bits. Memory is word-addressable, that is, addresses are 27 bits. The memory bus is 64 bits, and thus 2 consecutive words are accessed at once. These are always aligned so that the first 26 bits of the address of all instructions and 64-bit data is the same. All data comes from memory, and all results go to memory. Thus, there are no user registers comparable to REG in MODEL. There is a bus structure similar to that of MODEL. All instructions require 64 bits. Thus, the PC need only be 26 bits (since all instruction addresses end in 0). The instruction format is as follows (where the details of the first 10 bits are specified afterward):					
0 9	10	36	37 (	63	
INST	Address	1	Address2		
I	0 4 5	6789	9		
INST	OP SZ	AT1 AT2			
those	instructions requir	ing one ope	ion specified by Address1. For erand, its location is specified to operands, the first comes		

by Address2; for those requiring two operands, the first comes from the location specified by Address1, and the second from the

by the SZ f	ecified by Address2. The size of the data is specific field as follows:
0	32 bits word (W)
1	64 bits double word (DW)
you prefer,	ssume that all double-word addresses end in 0. Or, you may ignore the last bit. lowing address types are allowed:
00	Direct
01	Indirect*
10	Indirect with auto-post-incrementing <sup>*</sup> , <sup>†</sup>
11	Relative (to the first word of the next instruction) for Address1
	Immediate for Address2 (sign-extended)
Only the fo	ollowing instructions are to be implemented:
00010	$ADD^{\ddagger}$
00011	SUB(tract) <sup>‡</sup>
00100	AND
00101	OR
10000	MOV(e)
1010 <i>x</i>	Convert from the size specified by SZ to the other size. If the conversion is to a smaller size, then overflow may occur and the appropriate flags should be set. When making numbers longer, sign extend them.
11 <i>xyz</i>	JMP
Address1 i	ailable both conditionally and unconditionally. s the address of the next instruction. Bits <i>xyz</i> contain on code, as follows:
000	Number specified by Address2 is 0.
	Number specified by Address2 is nonzero.
001	

<sup>‡</sup>There are two overflow flags: one to indicate signed overflow ( $\nu$ ), and one to indicate unsigned overflow (c). They can be tested by the jump instruction.

	011	Number specified by Address2 is greater than or equal to 0.
	100	Signed overflow ( <i>v</i> )
	101	Unsigned overflow (c)
	110	Unconditional
	111	CLL* (subroutine, unconditional)
op 32 tha mo tho tw ha	berations bits. Add at adder. emory, the e last 32 ro write s s memory	unused PU has a 64-bit adder that is used for all arithmetic including incrementing. Word operations use the right ldress computation is also done using the right bits of When words (32-bit data) are read from or written to hey may appear on either the first 32 bits of DATA or bits of DATA. You must account for that. There are signals. Both must be made 1 to write 64-bit words. It ry connections ADIN [0:26], DATA [0:63], <b>rite0</b> (for even addresses) and <b>write1</b> .
	-	-to read word data, the address of which is in EA
	EA <sub>26</sub> :	= $EA_{0:25}$ ; read = 1; WORK $\leftarrow$ 00000000, DATA <sub>0:31</sub> ; WORK $\leftarrow$ 00000000, DATA <sub>32:63</sub> .
a.	for this that unu may add in MOI (that is, without solution	complete DDL description of a hard-wired controller machine (including undelayed steps). You may assume used codes and illegal combinations do not happen. You d whatever internal registers you need (such as WORK DEL). You are to make this machine run reasonably fas take advantage of undelayed steps wherever possible), writing very complex code. <b>You must annotate your</b> <b>n</b> —at least to show where the steps for each op-code h addressing type begin.
b.	(The tir isn't, yo <b>show a</b> Display	te the timing for each instruction and addressing type. ning should be the same for both sizes of data; but if it ou must include that in your computation.) <b>You must</b> <b>diagram or a listing for the steps executed for each</b> . your results in a readable manner. You need not show as we did for MODEL; it would require three dimensions

three or four parts (for example, instruction fetch plus address 1 plus address 2 plus execution), with a table for each part. Just make sure that it is clear how you compute the timing for any instruction.

#### CHAPTER TEST (75 MINUTES)

- 1. (25) For the following values in MODEL:
  - PC = 12000122

Bits 16:31 of this instruction word are 9402 REG<sup>3</sup> = 98765432

M[0000000] = FF000011

M[12121212] = 00000000

Show the changes to registers, flag bits, and memory locations for each of the following instructions. Also specify the number of memory references to fetch and execute each instruction.

- a. LOD REG<sup>2</sup>, 12121212
- b. STO REG<sup>3</sup>, z4567
- c. ADD REG<sup>3</sup>, #80112233
- d. AND REG<sup>3</sup>, [12121212]
- e. JMP @9000
- 2. (25) I wish to create a new instruction for MODEL. It only works for those addressing types that produce a memory address in EA, but you need not modify the addressing section to check for that. You will need an extra register, TEMP (if you don't want to change any other registers or memory locations).

This instruction, SWP, compares the unsigned number in the memory location pointed to by EA with the unsigned number in the location following that. If the second number is greater, it swaps the two numbers; otherwise, it does nothing. Write the DDL to implement this instruction beginning at step 60.

 Examples:
 SWP
 00001234

 Before:
 00001234: 7
 After:
 00001234: 8

 00001235: 8
 00001235: 7
 00001235: 7

 Before:
 00001234: 8
 After:
 00001234: 8

 00001235: 7
 00001235: 7
 00001235: 7

	tions ma need onl large end tions. Th are no fl produces MODEL	y only y be 1 ough to ae mac ag bits s a 16- 2. The	be exe 0 bits a 0 hold whine ha 5. The a bit resu instruc	t has a memory of $2^{16}$ 16-bit we ecuted from the first $2^{10}$ words and the Address part of the ins a complete address for the ju- as two registers, REG <sup>0</sup> and R adder adds two 16-bit number ult. The bus structure is simil- ction format is as follows:	s; thus the PC struction is mp instruc- EG <sup>1</sup> . There rs and ar to
0	The AT	field sj 3	pecifies	s the addressing type, as follo	ows: 15
	OP I Z	R	AT	Address	15
		Imm exter field s	ediate nded) pecifie	ndirect (only allowed for first four O es one of eight instructions, si	
	defined 2 000 001 010 011 100 101 110	Load ANE Add unus Store unus	l regist D numb numbe ed e numb ed	er from memory (or immedia per from memory (or immedia er from memory (or immediat per from register into memory DDRESS) condition specified	ate) to register te) to register
		00 01 10 11	REG	$\begin{aligned} &\text{ays} \\ &\text{b} = 0 \\ &\text{b} > 0 \\ &\text{b} < 0 \end{aligned}$	

111 DJZ*: Decrement register (specified by R) and jump	1
(to Address) if register had been (before decrement-	2
ing) 0 (AT is ignored)	3
The R bit specifies which register.	4
Write the DDL code for this machine. Assume that the	5
unused codes and improper combinations (such as store imme-	6
diate) never occur.	7
	8
	9
	10
	1
	2
	3
	4
	5
	6
	7
	8
	9
	20
	1
	2
	3 4
	4 5
	6
	7
	8
	9
	30
	1
	2
	3
	4
	5
	6
	7
	8
	9
	40
	1
	2
	2 3 4
Only Page zero addressing is allowed for the two jump instructions.	4
Unity Lage Zero addressing is anowed for the two fullib filst definits.	